MPN SLAS3-RFB
Lager
Intel® 64
Intel® 64 architecture delivers 64-bit computing on server, workstation, desktop and mobile platforms when combined with supporting software. Intel 64 architecture improves performance by allowing systems to address more than 4 GB of both virtual and physical memory.
Intel® Demand Based Switching
Intel® Demand Based Switching is a power-management technology in which the applied voltage and clock speed of a microprocessor are kept at the minimum necessary...
NA
No
Yes
3A991.A.1
8542310001
No
<lt/>div<gt/><lt/>img src="https://ark.intel.com/inc/images/diagrams/diagram-5.gif" title="Block Diagram" /<gt/><lt/>img src="https://ark.intel.com/inc/images/diagrams/diagram-6.gif" title="Block Diagram" /<gt/><lt/>/div<gt/>
Server
410 M
107 mm²
8542310001
56 °C
56 °C
1,2 kg
No
FSB
Server/workstation
No
9
No
3 GHz
35130
3 GHz
6 MB
L2
SLAS3
Wolfdale
2
Intel® Xeon®
1333 MHz
45 nm
Intel
L5240
64-bit
Intel Xeon 5200 Series
LGA 771 (Socket J)
DP
2
C0
40 Watt
0.85 - 1.35 V
No
No
Yes
Yes
No
No
Yes
No
No
1 kg
1333
1333 MHz
MHz
63903513
Q2'08
Intel Xeon
6144 KB
Intel Xeon Processor 5000 Sequence
Processor
Discontinued
1 År
Intel® 64
Intel® 64 architecture delivers 64-bit computing on server, workstation, desktop and mobile platforms when combined with supporting software. Intel 64 architecture improves performance by allowing systems to address more than 4 GB of both virtual and physical memory.
Intel® Demand Based Switching
Intel® Demand Based Switching is a power-management technology in which the applied voltage and clock speed of a microprocessor are kept at the minimum necessary levels until more processing power is required. This technology was introduced as Intel SpeedStep® Technology in the server marketplace.
Execute Disable Bit
Execute Disable Bit is a hardware-based security feature that can reduce exposure to viruses and malicious-code attacks and prevent harmful software from executing and propagating on the server or network.
*Produktdata ovenfor leveres af Icecat. EET kan ikke holdes ansvarlig for fejl i forbindelse hertil.